24.
Cerebras and the economics of wafer-scale chips (x.com)
Cerebras shows how a nonstandard chip geometry can trade networking limits for extremely low-latency inference on large models
@SamoBurja on Backlist
1 appearance on the backlist front page in the last 30 days.